ABSTRACT Theoretical performance projections of a reconfigurable tunnel (RT) field-effect transistor (FET) employing multiple parallel 1-D channels are given. The RT-nanoFET can be reconfigured on demand from p-to n-type and from low power (LP) to high performance (HP) operation. In LP mode, a subthreshold swing S below 60 mV/dec is predicted for a current density per gate width up to 3 nA/μm. By changing the polarities of the program gates to HP mode the current density can be increased to more than 110 μA/μm. Thus, LP/HP reconfigurability liberates the transistor from the necessity to deliver low S up to very high current densities.
I. INTRODUCTION
The development of low power devices is hampered by the typical voltage swing of S 0 = 60 mV/dec when operating at room temperature below threshold. Tunnel (T) field-effect transistors (FETs) circumvent the S 0 limit. A subthreshold swing below S 0 has been demonstrated experimentally by various groups [1] - [4] . However, it remains challenging for a TFET technology to deliver the expected off-state currents J per gate width for low-standby power (10 −4 µA µm −1 ), for low operating power (10 −2 µA µm −1 ) and on-currents exceeding 100 µA µm −1 [5] . One possible solution would be to reconfigure (R) the transistor's functionality on demand. A kind of TFET reconfiguration has been recently proposed for cellular neural networks, where anti-parallel placement of two TFETs allows on-demand directionality [6] . The use of reconfigurable tunnel FETs would widen the possibilities.
Circuit design based on transistor-level reconfigurability has mainly focused up to now on switching between pand n-type operation [7] - [10] . Typically, multimode doublegate (2G) nanowire field-effect transistors (nanoFET) are employed [11] - [13] . The one dimensional semiconductor offers enhanced electrostatic control on the Schottky barrier (SB) width, facilitating the modulation of the charge injection into the conduction or valence band. N/p reconfigurability has been demonstrated also for one (1G) [14] and three gate (3G) transistors [15] , [16] . Interestingly, 3G nanoFETs can also be configured as TFETs by electrostatically doping the source-and drain-sided part of the channel differently, paving the way to low-power/high-performance (LP/HP) reconfigurability. Electrostatic doping avoids also chemically or structurally induced traps, which prevent TFETs to operate below the S 0 limit. These advantages have been recognized before and doping-free TFETs are actively investigated, see [17] , [18] . Likewise HP/LP reconfigurability on transistor level is not a completely new concept. A recently introduced fully depleted silicon-on-insulator technology platform for emerging mobile, Internet-of-Things (IoT), and radio frequency (RF) applications takes advantage of body-biasing to trade between power consumption and performance [19] .
Here, we explore the possibilities of electrostatic doping for versatile RFETs and for power-efficient TFETs in a single device concept, the RT-nanoFET, simultaneously taking advantage of the properties of nano materials. We give theoretical performance projections of a RT-nanoFET based on carbon nanotubes (CNTs). The low effective mass of the charge carriers promises high current levels in TFETs [20] - [22] , even though the experimental verification is still lacking due to inferior CNT technology [1] , [23] . In a RT-nanoFET a power-efficient (LP) tunnel mode is supplemented with a non-tunneling mode, i.e., a HP mode, to achieve high current densities on demand. Moreover, the device can be configured as n-or p-FET. We provide a practicable device architecture based on design rules employed in current commercially available devices and elucidate first challenges encountered when transferring the device concept to practical applications.
II. 3G RT-NANOFET
The architecture of the suggested RT-nanoFET is based on the 22 nm double-patterning design rules employed in [19] . The device geometry is shown in Fig. 1 and features: (i) A source-and drain-program-gate allowing four transistor configurations, see Table 1 ; (ii) A slight asymmetric design with a wider distance d pd between the control and the drain-program-gate suppressing ambipolar currents; (iii) A channel of multiple discrete CNTs combining efficient SB control and increased current density. For the gate insulator a 5 nm thick HfO 2 layer is assumed. A decrease of the oxide thickness would further improve the device performance. However, the downscaling of the oxide thickness is limited by an increase of the gate leakage current and a potential oxide breakdown. The optimization of the oxide thickness depends therefore significantly on the actual application scenario. A focus on specific applications is not intended in the present paper to highlight the general potential of RT-nanoFETs.
The 3G structure consisting of the two programming gates and the control gate is envisioned to be self-aligned to the source and drain contacts using the process flow suggested in [24] . The process leads to floating gates on top of the source and drain contact edges but avoids an overlap of the program gates with the current carrying contacts. The latter is important for minimizing parasitic capacitances and therefore delay times. Since the employed 22 nm design rules limit the minimum distance between the source-sided program gate and the control gate to 20 nm no further optimization has been attempted, although geometric optimization would improve device performance. The applied restriction facilitates the comparison to commercially available state-ofthe-art technologies. Note that we only employ the patterning rules of a 22 nm FDSOI technology but not the complete process integration, which would offer additional interesting possibilities. As mentioned before SOI technology allows for applying a bias to the silicon body. Such a bias could be used to additionally modulate the near contact potential barriers favoring, for example, electron or hole injection for a specific configuration of the RT-nanoFET, thus further reducing the required supply voltage of the transistor in LP mode. For reconfigurable transistors ambipolar currents pose a special challenge, since work function engineering of the gate metal has to preserve n/p symmetry. Therefore, the distance between the drain-sided program gate and the control gate has been increased to 40 nm, which suppresses ambipolar currents nearly completely as seen in Fig. 2 . The asymmetric design hinders reverse operation, which is, however, not limiting neither for digital nor analog circuit design, see [25] .
For the simulated device, a single CNT is centered in the channel, whose width is defined by the lateral dimensions of the contacts. To meet the current specifications mentioned in the Introduction, the total current will be scaled by increasing the tube density n t . The low effective mass of the charge carriers (here m eff = 0.056 m 0 ) increases the tunneling probability. The CNT diameter is assumed to be 1.4 nm leading to a band gap of E G = 0.62 eV. Equal SB heights φ B,n/p = E G /2 for hole and electron injection are required for symmetric p-and n-type transistor operation based on charge carriers of similar effective mass. Proper engineering of the source and drain contact materials [26] 474 VOLUME 5, NO. 6, NOVEMBER 2017 should enable nanoFETs with the required n/p symmetry, since measured transfer characteristics for ambipolar CNTFETs [27] and Si NWFETs [12] already confirm the similar transport properties of holes and electrons in these 1d devices. A ballistic transport model is not justified for the chosen moderate channel length of 134 nm. We resort to an augmented drift-diffusion (DD) model coupled to the 3d Poisson equation taking into account band-to-band (btb) tunneling. The tunneling probabilities are estimated via the WKB approximation [28] employing fully self-consistent potential barriers. Since theoretical projections of TFET characteristics have been overly optimistic in the past, we feel further encouraged to explore the DD limit, which relies on local thermalization. The corresponding numerical solver has been implemented in the in-house multi-scale simulation framework COOS and supplements already existing solvers for the effective-mass Schrödinger (EFM SE) [29] and the Boltzmann transport (BTE) [30] equations, which have been also employed to verify the present approach. The maturity of silicon and CNT technologies is not comparable and experimental data of CNT tunnel devices suitable for simulation calibration are rarely available. Fig. 3 shows an experimental transfer curve of a CNTFET, which uses a back gate for electrostatic p-type doping [1] . Varying the bias of the top (control) gate from negative to positive, conduction occurs first through the valence band and then across two btb barriers. Thus, an analysis of the device can prove the validity of the here employed numerical approach. Numerical results obtained by the EFM SE and DD solver for the structure as described in [1] show satisfactory agreement for the two transport branches, especially when taking into account the numerical complexity of the double barrier structure. Note that the EFM SE solver predicts oscillations of the drain current with the gate voltage for the tunneling branch, which are caused by resonant transmission peaks [29] . Further details will be presented elsewhere. Fig. 4 shows the transfer characteristics for the LP and HP configurations of the RT-nanoFET. The current can be changed by almost ten orders of magnitude due to the LP/HP reconfigurability. As expected, the HP mode delivers at (V G , V DS ) = (0.8 V,0.8 V) a relative high on-current I HP on = 1.9 µA/CNT but the transistor cannot be properly switched off due to the S 0 limit. However, the off-current can be greatly reduced to I LP off = 0.27 fA/CNT when operating the transistor in LP mode. The off-current at V G = 0 V may arise from the net flow of charge carriers originating from source (leakage) and drain (ambipolarity). For the given asymmetric design the ambipolar component is nearly completely suppressed and leakage (independent of the gate bias) dominates the current for |V G | < 0.2 V in LP mode. The low sub-threshold slope of the LP mode allows to achieve a millionfold higher current I LP on at |V G | ≈ 0.4 V, suitable for low operating power applications. Interestingly, increasing |V DS | from 0.4 V to 0.8 V would increase I LP on only slightly but would prevent the transistor to operate beyond the S 0 limit due to a large ambipolar current.
III. RESULTS
The working principle of the RT-nanoFET is further illustrated by the band diagrams in Fig. 5 . In HP mode charges are injected through a SB into the channel. Depending on the polarity of the source-program-gate, electrons are either injected into the conduction (n-type) or extracted from the valence band (p-type), see Fig. 5(a) and (b) . Reconfiguring the transistor mode from HP to LP is achieved by choosing equal or different bias signs for the source-sided program and the control gate, respectively, see Fig. 5(b) and (c) . The RT-nanoFET in LP mode is switched off by a control-gate induced increase of the width of the source-sided btb tunneling barrier to reduce leakage, see Fig. 5(c) and (d) . However, transistor operation is limited to |V DS | < |V PD |, otherwise holes are injected through the drain-sided barrier leading to a large ambipolar current. As depicted in Fig. 5(d) and (e), the quasi Fermi level for holes shifts towards the mid gap position for large |V DS | indicating increased density and thus injection. The RT-nanoFET is more efficiently switched off in nLP than in nHP mode since the electron and hole VOLUME 5, NO. 6, NOVEMBER 2017 475 A useful control-gate supply voltage in LP mode is limited below by the onset of leakage and above by an increase of the subthreshold slope. For the given RT-nanoFET supply voltages for the control gate may thus range from 0.2 V to 0.4 V, which gives I on /I off ratios between ten and million at V DS = 0.4 V, respectively, see Fig. 6(a) . The drain current is carried by a single CNT in the simulated RTnanoFET but can be scaled with tube density. For a n t of 60 µm −1 , a CNT density well within the reach of current technologies, the current density at (V G , V DS ) = (0 V,0.4 V) and (0.4 V,0.4 V) amounts to J LP off = 1.6 × 10 −8 µA µm −1 and J LP on = 1.3 × 10 −2 µA µm −1 , respectively. Therefore, the LP mode is well suited for low operating power applications albeit not matching the on currents for Si MOSFETs [5] . The current density J 60 for crossing the S 0 limit amounts to 3 nA µm −1 , see Fig. 6(b) . Hence, the CNT based RT-nanoFET considered here exceeds slightly the best experimentally confirmed J 60 values [4] . Nevertheless, J 60 is still quite low and without reconfiguring the transistor in HP mode current densities required for HP operations cannot be achieved. Reconfiguration on demand could therefore prove to be a key factor in enabling TFET based low power technology.
Finally we report on the shape of the output characteristics of the HP and LP modes of the projected RT-nanoFET, see Fig. 7 . As expected, the LP mode shows an S-shaped output characteristics, typical for TFETs. Low bias resistances are therefore considerably higher for the LP than for the HP mode. The characteristic shape difference of I D (V DS ) between TFETs and FETs may be explored for certain application as recently demonstrated for neural networks [6] . The RT-nanoFET can also deliver on demand an n-or p-type negative differential resistance (NDR). An NDR is visible in the reversed-biased output characteristics, see Fig. 8 . The transistor current decreases with negative drain-source voltage for V DS < −70 mV until the RT-nanoFET shows the exponential characteristics of a p-i-n diode. At circuit level the NDR regime has been explored in TFET SRAM to allow fast bitline discharging by limiting the required voltage to the onset of NDR [31] .
IV. ENVISIONED USE CASES
Reconfigurability on transistor level is an emergent feature of electronic devices based on intrinsic 1d channel materials. The impact on circuit and system level remains to be explored, which is beyond the scope of the present work. However, in the following we comment on some expected implications for digital circuits: (i) Employing n/p reconfigurability requires swapping V DD and V SS ; (ii) LP/HP 476 VOLUME 5, NO. 6, NOVEMBER 2017 reconfiguration is less challenging, since only the re-biasing of the program gates is needed, which do not carry a significant current; (iii) As supply voltage V DD = 0.4 V might be chosen even for the HP configuration to avoid any changes of the supply lines; (iv) Additional program lines are required to feed the corresponding gates; (v) Reconfiguration will be determined by the requirements of an upcoming task, e.g., concerning power consumption or speed, and generally will not be executed during operation. LP/HP reconfigurability can already be explored for a complementary FET inverter, which does not profit from exchanging the n-and p-logic blocks and hence operates with a fixed PD bias for both transistors. Choosing V DD = 0.4 V and V SS = 0 V, the program lines will supply (V PS, n , V PS, p ) = (0.8 V, −0.4 V) and (−0.8 V, 1.2 V) to the n-and p-FET in HP and LP mode, respectively. During operation only the bias of the control gates G of both transistors have to be changed. Table 2 summarizes the electrostatic capacitances of the RT-nanoFET determined by solving the Poisson equation for the same device but without the CNT. Note that in Table 1 all voltages are referenced to the source bias V S . Therefore, different program voltage levels are required for the two transistors in a complementary inverter topology, since V S amounts to V SS and V DD for the nand p-FET, respectively. Moreover, in the present device concept the btb tunnel barrier in LP mode is formed by the band shift due to the bias difference of 1.2 V between the sourcesided program (PS) and the control gate (G). It would be desirable to reduce this value towards the supply voltage to avoid multiple voltage levels. The application-specific device optimization is left for future work, but would involve bandgap engineering and geometric optimization (especially of the PS-G distance). However, LP/HP reconfiguration without Estimated figures-of-merit for a FO4 inverter based on the suggested RT-nanoFET. the use of any level shifters appears presently to be unlikely. For a discussion of suitable level shifters see [32] .
Since only a preliminary model for circuit simulations exists for the suggested RT-nanoFET [33] , we roughly estimate some key figures-of-merit (FOM) for a fan-out of four (FO4) inverter assuming the same width of W = 1 µm for both transistors. The static power consumption is given by P S = V DD I off and the energy dissipated by once charging and discharging an external capacitive load C L equals E L = C L V 2 DD . The internal power consumption caused by the flow of a crowbar current during switching is not considered, since an estimate requires a reliable RT-nanoFET compact model. The rise and fall time of the FO4 inverter with capacitive load are estimated as t r/f ≈ 3 R on C L , where R on is the output resistance in the linear regime at V G = V DD . As capacitive load we consider eight times the electrostatic gate capacitance C L = 8 (C G,PS + C G,PD ) = 3.34 fF. Table 3 reports on the resulting FOMs. Fig. 9 highlights the tradeoff between P S and t r/f for the HP and LP configuration. The product P S × t r/f is constrained to ca. one zJ and the two configurations, HP and LP, mainly minimize t r/f or P S , respectively. Note that a mixed configuration is also possible, e.g., operating the p-FET in HP mode and the n-FET in LP mode. The inverter would posses asymmetric fall and rise times but would exhibit decreased static and internal power consumption like the LP FO4 inverter.
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learning would result in a permanent configuration, which could not be anticipated during fabrication.
V. CONCLUSION
Electrostatic doping of multiple parallel 1d nanotubes or -wires via drain-and source-sided program gates avoid chemically or structurally introduced traps and can be employed to reconfigure nanoFETs on demand. Four modes of operation are possible: n-and p-type as well as low power and high performance. In LP mode the nanoFET works as tunnel transistor exhibiting a sub-threshold slope below S 0 = 60 mV/dec. TFETs circumventing the S 0 limit have up to now failed to deliver sufficient high drain-source currents to substitute traditional CMOS FETs in low power circuits. Reconfiguring the transistor to HP mode may enable the transition. The here designed RT-nanoFET is based on a CNT technology with critical dimensions given by 22 nm design rules and a currently achievable tube density (n t = 60 µm −1 ). The RTnanoFET is expected to deliver on demand a current per gate width of J(V G 
